

WHAT IS CLAIMED IS:

Sub E 1. An apparatus for generating an interrupt, said interrupt being requested by an assertion of an interrupt request signal, and said apparatus comprising:
means for indicating a software condition;
means for indicating a hardware condition; and
means for generating said interrupt in response to the assertion of said interrupt request signal, said means for generating responsive to said software condition and said hardware condition.

2. An apparatus as recited in claim 1 wherein said means for generating generates said interrupt when said interrupt request is asserted and said hardware condition is indicated, regardless of said software condition.

Sub E 3. An apparatus as recited in claim 2 wherein said means for generating comprises:
means for enabling said interrupt in response to said software condition and said hardware condition; and
means for asserting said interrupt when said interrupt request is asserted and said interrupt is enabled and for not asserting said interrupt when said interrupt request is asserted and said interrupt is not enabled.

d 1 ^{sub}
E3 2 4. An apparatus as recited in claim ¹ wherein said
3 means for indicating said software condition comprises a
4 programmable register that outputs a software enable
signal.

d 1 5. An apparatus as recited in claim ¹ wherein said
2 means for indicating said hardware condition comprises at
3 least one hardware circuit, and wherein each of said at
4 least one hardware circuit outputs a hardware enable
5 signal.

1 ^{sub}
DEV 2 6. An apparatus as recited in claim 5 wherein said
3 means for enabling said interrupt comprises an OR gate
4 that receives said software enable signal and said
5 hardware enable signal and that outputs a combined enable
signal.

d 1 ^{sub}
E5 2 7. An apparatus as recited in claim ²⁷ wherein said
3 means for asserting comprises an AND gate that receives
4 said combined enable signal and said interrupt request
signal and that outputs said interrupt.

1 8. An apparatus as recited in claim 7 wherein said
2 apparatus is included in a processor, and wherein said at
3 least one hardware circuit asserts said hardware enable
4 signal when said processor is in a particular state.

1 ⁶/₉. An apparatus as recited in claim ⁵/₈ wherein said
2 particular state comprises an idle mode.

1 ¹⁰ An apparatus as recited in claim 7 wherein said
2 ¹⁰ apparatus is included in a processor, and wherein said at
3 least one hardware circuit asserts said hardware enable
4 signal in response to an external enable signal generated
5 external to said processor.

1 11. An apparatus as recited in claim 8 wherein said
2 at least one hardware circuit further generates said
3 hardware enable signal in response to an external enable
4 signal generated external to said processor.

Sub 12
1 12. A method for generating an interrupt, said
2 interrupt being requested by the assertion of an
3 interrupt request signal, said method comprising the
4 steps of:
5 indicating a hardware condition;
6 indicating a software condition; and
7 generating said interrupt in response to said
8 interrupt request signal, said step of generating
9 dependent upon said software condition and said hardware
10 condition.

1 13. A method as recited in claim 12, wherein said
2 step of generating comprises the step of generating said

3 interrupt when said interrupt request is asserted and
4 said hardware condition is indicated, regardless of said
5 software condition.

1 14. A method as recited in claim 13, wherein said
2 step of generating comprises the steps of:

3 enabling said interrupt in response to said software
4 condition and said hardware condition; and

5 asserting said interrupt when said interrupt request
6 is asserted and said interrupt is enabled, and not
7 asserting said interrupt when said interrupt request is
8 asserted and said interrupt is not enabled.

1 15. A method as recited in claim 14, wherein said
2 step of indicating said software condition is performed
3 by a programmable register that outputs a software enable
4 signal.

1 16. A method as recited in claim 15, wherein said
2 step of indicating said hardware condition is performed
3 by at least one hardware circuit, and wherein each of
4 said at least one hardware circuit outputs a hardware
5 enable signal.

1 17. A method as recited in claim 16, wherein said
2 step of enabling said interrupt is performed by an OR
3 gate that receives said software enable signal and said

4 hardware enable signal and that outputs a combined enable
5 signal.

1 18. A method as recited in claim 17, wherein said
2 step of asserting is performed by an AND gate that
3 receives said combined enable signal and said interrupt
4 request signal and that outputs said interrupt.

1 19. A method as recited in claim 18, wherein said
2 interrupt is received by a processor, and wherein said at
3 least one hardware circuit asserts a hardware enable
4 signal when said processor is in a particular state.

1 20. A method as recited in claim 19, wherein said
2 particular state is an idle mode.

1 21. A method as recited in claim 18, wherein said
2 interrupt is received by a processor, and wherein said at
3 least one hardware circuit asserts said hardware enable
4 signal in response to an external enable signal generated
5 externally of said processor.

1 22. A method as recited in claim 19 wherein said at
2 least one hardware circuit ~~fur~~ther generates said
3 hardware enable signal in response to an external enable
4 signal generated externally of said processor.

add A31^{DS}